ABSTRACT Asymmetrical electrical properties induced by local acceptor-like defect states in oxide semiconductor thin-film transistors are investigated. In addition, we report on the origin of asymmetrical transport characteristics depending on the drain voltage level. In particular, we observe that these asymmetrical properties depend strongly on this level. Numerical calculations demonstrate that potential barrier lowering in the local area occurs at the drain electrode's edge.
I. INTRODUCTION
Since transparent oxide semiconductor thin film transistors (TFTs) began including 5s elements [1] , extensive research has been conducted over the past decade on operational stability under various stress conditions, including illumination [2] , [3] and gate bias stress (GBS) [4] - [6] , because oxide semiconductors such as InGaZnO x based TFTs (to utilize the higher mobility (around 10 cm 2 /Vs)) and the extremely low leakage current (<10 −19 A) compared to a-Si TFTs) have been successfully employed in pixel driver circuitry for commercial display applications. GBS is the most severe stress condition for switching transistor arrays in active matrix display backplanes [7] . Common device instability induced by bias stress [5] , [8] results in problems such as threshold voltage shifts [9] , drain current degradation [10] , and subthreshold slope [11] variations. In particular, the threshold voltage shifts induced by GBS, positive bias stress (PBS), and negative bias stress (NBS) are considered one of the most serious device instability issues in oxide semiconductor TFTs. These phenomena are known to be caused by either a charging effect at the gate insulator's interface or unbalanced potential distributions that act as traps [12] at the interface.
In contrast to the numerous studies that exist on oxide TFTs, studies on device stability under high-frequency operation for integrated circuits are still scarce, particularly on their behavior and stability under alternative [13] highdriving voltages [10] . Recently, we reported that a pulsed high-voltage drain bias generates an asymmetrical local defect state (ALDS) near the drain side of a TFT, which gives rises to asymmetrical current-voltage behavior depending on the bias conditions. References [10] and [14] Although some studies have determined the effects of gate and drain voltage stress dependences [9] , [10] , [15] , our overall understanding of the device characteristics of TFTs with the local defects remains incomplete, because the variations in electrical transport properties have not been shown clearly with respect to the measurement bias conditions. In this letter, the variation in the electrical characteristics of oxide semiconductor TFTs with asymmetrical local defects were investigated. When the local defect states were located at the edge of the drain electrode, it was found that the driving current did not decrease under either high drain 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 6, 2018 or gate voltages. However, it degraded under both low drain voltages and low gate voltages. Technology computer aided design (TCAD) simulations confirmed that the remaining current capabilities under high drain voltages resulted from barrier lowering on the source sides. 
II. DEVICE STRUCTURE AND FABRICATION
The fabrication of InGaZnO x TFTs has been described in a previous study [10] . Figs. 1(a) and 1(b) show schematic cross-sectional diagrams with proper bias schemes as well as top views of fabricated InGaZnO x TFTs. These TFTs were fabricated using an inverted, staggered etch-stopper structure with a 40-nm-thick InGaZnO x thin-film channel. The channel had a width of 40 µm and length of 8 µm, as shown in Fig. 1(b) . Molybdenum was utilized as the metal for the source, drain, and gate electrodes. The current-voltage characteristics were measured using a Keithley 4200 semiconductor parameter analyzer. The device was simulated via TCAD in this study to understand electron transport properties. The simulation was conducted using Silvaco's 2D ATLAS simulator package [16] .
III. RESULTS AND DISCUSSION
Figure 2(a) shows a comparison of transfer characteristics (V ds = 10 and 0.1 V) of an InGaZnO x TFT with an ALDS caused by high-frequency and high drain-pulsed bias stresses [10] and a pristine device without an ALDS. The subthreshold swing was 0.22 V/dec in the pristine device without an ALDS. This value was determined using dV GS 
When an ALDS is generated in the channel, the I-V characteristics exhibit distinctive behaviors depending on both I-V measurement sweep direction and the voltage between the source and drain (V ds ). No current degradation occurs in the electrical transfer characteristics under a 10 V drain bias in the forward I-V measurement, while a severe current drop with a hump in the threshold voltage gate-bias regions occurring at a drain bias of 0.1 V (indicated by the red solid line). Under the reverse drain bias condition (I-V reverse, switching source/drain measurement), however, similar severe current drops were observed in the threshold voltage gate bias regions, regardless of the magnitude of the sweep bias (V ds ) (indicated by the dashed blue line). In addition, small threshold voltage shifts toward the positive direction were observed. Figure 2(b) show the simulated I-V characteristics in the without-and with-ALDS cases at a position of 8.0 µm (Fig. 2(c) ). The current drop in the reverse sweep was clearly observed instead of the forward I-V sweep, which is consistent with the experimental results shown in Fig. 2(a) . The acceptor-like Gaussian state (at E c − E = 0.3 eV) in the local area (8 µm position) VOLUME 6, 2018 831
gives rise to the "hump" character in the I-V transfer characteristics with V ds = 0.1 V. It is verified that this sweep direction dependence is caused by the asymmetrical local defect generation. Fig. 2(d) shows the output characteristics of the device with ALDS. To show a comparison with the corresponding characteristics of the pristine device, both plots are shown together. The solid red and green lines indicate the output characteristics of the sample with and without ALDS, respectively. The initial (solid green line) output characteristics of the fabricated devices did not exhibit current crowding. The contact and parasitic resistances in the source and drain regions were significantly lower than the channel resistance when the device was turned on [17] . Above the pinch-off, the current levels of both devices are equivalent. However, the drain current level of the sample with ALDS below the pinch-off is much lower than that of the reference device. In the low drain-current region, clear changes in both the drain current level and its profiles occur. The drain current profiles of the red solid line appear like the output characteristics of the short-channel TFT, although the channel length of this TFT is 8 µm.
To understand the asymmetrical I-V behavior with respect to the drain bias of devices with ALDS, we assume that the defect states with acceptor-like characteristics [10] , which are generated by high-frequency and high-voltage alternating current (AC) driving, are located locally near the drain side, to simulate the device characteristics using a TCAD device emulator. The ALDS exhibits a width of 0.4 µm and is located in the channel length of 8 µm, under the edge of electrode 'B', marked in red in Fig. 2(c) . This local-defect state with an acceptor-like character is defined by a Gaussian distribution with a peak density of 6.0 × 10 17 cm −3 eV −1 , central energy of 0 eV from the conduction band minimum, and peak width of 0.5 eV [14] . Figure 3 shows the distribution of free electrons in the channel region of the device with ALDS under a gate bias of 5 V and a drain bias of 10 V. Figures 3(a) and (b) indicate the electron concentrations at 8 µm across the channels of the devices without ALDS and with ALDS, respectively. Both distributions exhibit similar values and trends, although a local defect state is located at 8 µm in Fig. 3(b) . Under the drain electrode, an extremely low free electron concentration of approximately 10 13 cm −3 is observed at a position above 8 µm (indicated by the blue region). In the case of the reverse drain bias (switching source/drain) measurement condition, the low electron distribution (indicated by the blue region) is positioned below 0 µm as expected in Figs. 3(c) and (d) . Furthermore, the electron distribution in the device with ALDS is once again disturbed by a local defect positioned at 8 µm, as shown in Fig. 3(d) , while the pristine device has no such feature, as shown in Fig. 3(c) , which is just a mirror image of Fig. 3(a) . Note that the disturbances at 1 µm and 7 µm originate from the electrode on the SiO x etch stopping layer. Figure 4 shows the schematic energy-band diagrams with respect to the drain bias in the devices, both with and without ALDS. Under no-drain bias, no current flows and the In the case of a high drain voltage, however, the barrier created by the ALDS under reverse bias conditions is the same as the one that forms under a low drain voltage, as shown in Fig. 4(i) . However, the barrier created by the ALDS under normal bias conditions is effectively reduced (termed drain-induced barrier lowering), as shown in Fig. 4(j) . This lowering leaves the charge transport unperturbed. The drain current remains at its initial value in the I-V transfer measurement of the pristine device, even though a substantially high density of acceptor-like defect states exists in the channel.
IV. CONCLUSION
In summary, we reported on the effects of drain-induced source barrier lowering in InGaZnO x TFTs with ALDS. This effect has generally been observed as the threshold voltage shift in TFT structures with short channels, whereas the 832 VOLUME 6, 2018 present study discovered it in a long-channel device with asymmetrical local defects. ALDS, which is likely to be generated by driving electronic devices at high frequencies and high voltages, could shorten the lifetimes of these devices. We would particularly like to point out that special care should be taken to monitor and reduce this effect in devices, because ALDS is difficult to observe under forward drainbias measurement conditions with high DC drain biases due to the drain-induced source-barrier lowering effect. In future work, the formation of the ALDS in the channel layer should be discussed through the nanoscale experimental study and the first-principle calculation.
